#### File: SPIMQuickRef.docx

# **SPIM Instruction Set**

#### **Instructions and PseudoInstructions**

This list of MIPS instructions and pseudoinstructions is not complete. Notably missing are some of the Floating Point and other coprocessor instructions.

• - Indicates an actual MIPS instruction. Others are SPIM PseudoInstructions.

<b>Instruction</b>		<b>Function</b>			
• add	Rd, Rs, Rt	Rd = Rs + Rt (signed)			
• addu	Rd, Rs, Rt	Rd = Rs + Rt (unsigned)			
• addi	Rd, Rs, Imm	Rd = Rs + Imm (signed)			
• sub	Rd, Rs, Rt	Rd = Rs - Rt (signed)			
• subu	Rd, Rs, Rt	Rd = Rs - Rt (unsigned)			
• div	Rs, Rt	lo = Rs/Rt, $hi = Rs$ mod Rt (integer division, signed)			
• divu	Rs, Rt	lo = Rs/Rt, $hi = Rs$ mod Rt (integer division, unsigned)			
div	Rd, Rs, Rt	Rd = Rs/Rt (integer division, signed)			
divu	Rd, Rs, Rt	Rd = Rs/Rt (integer division, unsigned)			
rem	Rd, Rs, Rt	$Rd = Rs \mod Rt (signed)$			
remu	Rd, Rs, Rt	Rd = Rs mod Rt (unsigned)			
mul	Rd, Rs, Rt	Rd = Rs * Rt (signed)			
• mult	Rs, Rt	hi, lo = Rs * Rt (signed, hi = high 32 bits, lo = low 32 bits)			
• multu	Rd, Rs	hi, lo = Rs * Rt (unsigned, hi = high 32 bits, lo = low 32 bits)			
• and	Rd, Rs, Rt	$Rd = Rs \cdot Rt$			
• andi	Rd, Rs, Imm	$Rd = Rs \cdot Imm$			
neg	Rd, Rs	Rd = -(Rs)			
• nor	Rd, Rs, Rt	Rd = (Rs + Rt)'			
not	Rd, Rs	$Rd = (Rs)^{\prime}$			
• or	Rd, Rs, Rt	Rd = Rs + Rt			
• or1	Rd, Rs, Imm	Rd = Rs + Imm			
• xor	Rd, Rs, Rt	$Rd = Rs \oplus Rt$			
• xori	Rd, Rs, Imm	$Rd = Rs \oplus Imm$			
• sll	Rd, Rt, Sa	Rd = Rt left shifted by Sa bits			
• sllv	Rd, Rs, Rt	Rd = Rt left shifted by Rs bits			
• srl	Rd, Rs, Sa	Rd = Rt right shifted by Sa bits			
• srlv	Rd, Rs, Rt	Rd = Rt right shifted by Rs bits			
move	Rd, Rs	Rd = Rs			
• mfhi	Rd	Rd = hi			
• mflo	Rd	Rd = lo			
li	Rd, Imm	Rd = Imm			
• lui	Rt, Imm	Rt[31:16] = Imm, Rt[15:0] = 0			
	,				
• lb	Rt, Address(Rs)	Rt = byte at M[Address + Rs] (sign extended)			
• sb	Rt, Address(Rs)	Byte at $M[Address + Rs] = Rt$ (sign extended)			
• lw	Rt, Address(Rs)	Rt = word at M[Address + Rs]			
• SW	Rt, Address(Rs)	Word at $M[Address + Rs] = Rt$			
• slt	Rd, Rs, Rt	$Rd = 1$ if $Rs < Rt$ , $Rd = 0$ if $Rs \ge Rt$ (signed)			

### File: SPIMQuickRef.docx

<ul><li>slti</li><li>sltu</li></ul>	Rd, Rs, Imm Rd, Rs, Rt	$Rd = 1 \text{ if } Rs < Imm, Rd = 0 \text{ if } Rs \ge Imm \text{ (signed)}$ $Rd = 1 \text{ if } Rs < Rt, Rd = 0 \text{ if } Rs \ge Rt \text{ (unsigned)}$
<ul> <li>beq beqz bge</li> <li>bgezal bgt bgtu</li> <li>bgtz ble bleu</li> <li>blez</li> <li>bgezal</li> <li>bltzal blt bltu</li> <li>bltz</li> </ul>	Rs, Rt, Label Rs, Label Rs, Rt, Label Rs, Label Rs, Label Rs, Rt, Label Rs, Rt, Label Rs, Rt, Label Rs, Rt, Label Rs, Label Rs, Label Rs, Label Rs, Label Rs, Rt, Label Rs, Rt, Label Rs, Rt, Label Rs, Rt, Label Rs, Rt, Label Rs, Label Rs, Rt, Label Rs, Rt, Label Rs, Label	Branch to Label if $Rs = Rt$ Branch to Label if $Rs = 0$ Branch to Label if $Rs \ge Rt$ (signed) Branch to Label if $Rs \ge 0$ (signed) Branch to Label and Link if $Rs \ge Rt$ (signed) Branch to Label if $Rs > Rt$ (signed) Branch to Label if $Rs > Rt$ (unsigned) Branch to Label if $Rs > 0$ (signed) Branch to Label if $Rs \le Rt$ (unsigned) Branch to Label if $Rs \le Rt$ (unsigned) Branch to Label if $Rs \le Rt$ (unsigned) Branch to Label if $Rs \le 0$ (signed) Branch to Label if $Rs \le 0$ (signed) Branch to Label and Link if $Rs \ge 0$ (signed) Branch to Label and Link if $Rs < 0$ (signed) Branch to Label if $Rs < Rt$ (unsigned) Branch to Label if $Rs < 0$ (signed) Branch to Label if $Rs < Rt$ (unsigned) Branch to Label if $Rs < 0$ (signed)
• bne	Rs, Rt, Label	Branch to Label if $Rs \neq Rt$
bnez	Rs, Label	Branch to Label if $Rs \neq 0$
• j • jal • jr	Label Label Rs	Jump to Label unconditionally Jump to Label and link unconditionally Jump to location in Rs unconditionally
• jalr	Label	Jump to location in Rs and link unconditionally

## System I/O Services: syscall

Service	Code in \$v0	Argument(s)	Result(s)
Print Integer	1	a0 = number to be printed	
Print Float	2	f12 = number to be printed	
Print Double	3	f12 = number to be printed	
Print String	4	a0 = address of string in memory	
Read Integer	5	number returned in \$	
Read Float	6	number returned in \$	
Read Double	7		number returned in \$f0
Read String	8	a0 = address of input buffer in memory	
		a1 = length of buffer (n)	
Sbrk	9	a0 = amount	address in \$v0
Exit	10		

### **Registers**

By convention, many MIPS registers have special purpose uses. To help clarify this, SPIM defines aliases for each register that represent its purpose. The following table lists these aliases and the commonly accepted uses for the registers.

Register	Number	Usage					
zero	0	Constant 0					
at	1	Reserved fo	or the assemb	oler			
v0	2	Used for ret	urn values fi	rom function	calls.		
v1	3						
a0	4	Used to pas	s arguments	to procedure	s and function	ons.	
al	5		e	1			
a2	6						
a3	7						
t0	8	Temporary	(Caller-save	d, need not b	e saved by c	alled proced	ure)
t1	9	1 5	× ·	,	5	I	,
t2	10						
t3	11						
t4	12	1					
t5	13						
t6	14						
t7	15						
s0	16	Saved temp	orary (Callee	e-saved, calle	ed procedure	must save a	nd restore)
s1	17		2	2			,
s2	18						
s3	19						
s4	20						
s5	21						
s6	22						
s7	23						
t8	24	Temporary	(Caller-save	d, need not b	e saved by c	alled proced	ure)
t9	25				-	•	,
k0	26	Reserved fo	or OS kernel				
k1	27						
gp	28	Pointer to global area					
sp	29	Stack pointer					
fp	30	Frame pointer					
ra	31	Return address for function calls.					
Decimal	Hex	Octal	Binary	Decimal	Hex	Octal	Binary
0	0	0	0000	8	8	10	1000
1	1	1	0001	9	9	11	1001
2	2	2	0010	10	A	12	1010
3	3	3	0011	11	B	13	1011
<u>4</u> 5	4 5	4 5	0100	12 13	C D	14 15	1100 1101
5 6	6	6	0101	13	E	15	1110
7	7	7	0110	14	F	17	1111
,		1	0111	.0		• *	

#### **Floating Point Instructions and PseudoInstructions**

The MIPS floating point coprocessor is coprocessor number 1. It operates on single precision (32-bit) and double precision (64-bit) floating point numbers. This coprocessor has its own registers, numbered \$f0-\$f31. Even numbered registers are used for double precision operations.

• - Indicates an actual MIPS instruction. Others are SPIM pseudo instructions.

Instruct	tion	<b>Function</b>
<ul><li> abs.d</li><li> abs.s</li></ul>	FRdest, FRsrc FRdest, FRsrc	FRdest =   FRsrc   FRdest =   FRsrc
<ul><li> add.d</li><li> add.s</li></ul>	FRdest, FRsrc1, FRsrc2 FRdest, FRsrc1, FRsrc2	FRdest = FRsrc1 + FRsrc2 FRdest = FRsrc1 + FRsrc2
<ul><li>c.eq.d</li><li>c.eq.s</li></ul>	FRsrc1, FRsrc2 FRsrc1, FRsrc2	Set flag on FRsrc1 = FRsrc2 Set flag on FRsrc1 = FRsrc2
<ul><li>c.le.d</li><li>c.le.s</li></ul>	FRsrc1, FRsrc2 FRsrc1, FRsrc2	Set flag on FRsrc1 ≤ FRsrc2 Set flag on FRsrc1 ≤ FRsrc2
<ul><li> c.lt.d</li><li> c.lt.s</li></ul>	FRsrc1, FRsrc2 FRsrc1, FRsrc2	Set flag on FRsrc1 < FRsrc2 Set flag on FRsrc1 < FRsrc2
<ul><li> cvt.d.s</li><li> cvt.d.w</li></ul>	FRdest, FRsrc FRdest, FRsrc	Double ← Single Double ← Integer
	FRdest, FRsrc FRdest, FRsrc	Single ← Double Single ← Integer
	FRdest, FRsrc FRdest, FRsrc	Integer ← Double Integer ← Single
<ul><li> div.d</li><li> div.s</li></ul>	FRdest, FRsrc1, FRsrc2 FRdest, FRsrc1, FRsrc2	FRdest = FRsrc1 / FRsrc2 FRdest = FRsrc1 / FRsrc2
1.d 1.s	FRdest, address FRdest, address	FRdest = address FRdest = address
<ul><li>mov.d</li><li>mov.s</li></ul>	FRdest, FRsrc FRdest, FRsrc	FRdest = FRsrc FRdest = FRsrc
<ul><li>mul.d</li><li>mul.s</li></ul>	FRdest, FRsrc1, FRsrc2 FRdest, FRsrc1, FRsrc2	FRdest = FRsrc1 * FRsrc2 FRdest = FRsrc1 * FRsrc2
<ul><li>neg.d</li><li>neg.s</li></ul>	FRdest, FRsrc FRdest, FRsrc	FRdest = - FRsrc FRdest = - FRsrc
s.d s.s	FRdest, address FRdest, address	address ← FRdest address ← FRdest
<ul><li>sub.d</li><li>sub.s</li></ul>	FRdest, FRsrc1, FRsrc2 FRdest, FRsrc1, FRsrc2	FRdest = FRsrc1 - FRsrc2 FRdest = FRsrc1 - FRsrc2
<ul><li>bclt</li><li>bclf</li></ul>	Label Label	Branch conditional; if flag is True; to Label Branch conditional; if flag is False; to Label (1 denotes coprocessor 1, the floating point coprocessor)
• mfc1 • mtc1	Rdest, FPsrc Rsrc, FPdest	Move contents of register FRsrc to CPU register Rdest Move contents of CPU register Rsrc to register FPdest